


6502 second processor Service Manual



6502 SECOND PROCESSOR SERVICE MANUAL

Part no 0408,003 Issue 1 May 1984 Within this publication the term 'BBC' is used as an abbreviation for 'British Broadcasting Corporation'.

ACORN and THE TUBE are trademarks of Acorn Computers Ltd.

Copyright Acorn Computers Limited 1984

Neither the whole or any part of the information contained in, or the product described in, this manual may be adapted or reproduced in any material form except with the prior written approval of Acorn Computers Limited (Acorn Computers).

The product described in this manual and products for use with it, are subject to continuous development and improvement. All information of a technical nature and particulars of the product and its use (including the information and particulars in this manual) are given by Acorn Computers in good faith. However, it is acknowledged that there may be errors or omissions in this manual. A list of details of any amendments or revisions to this manual can be obtained upon request from Acorn Computers Technical Enquiries. Acorn Computers welcome comments and suggestions relating to the product and this manual.

All correspondence should be addressed to:-

Technical Enquiries
Acorn Computers Limited
Newmarket Road
Cambridge
CB5 8PD

All maintenance and service on the product must be carried out by Acorn Computers' authorised dealers. Acorn Computers can accept no liability whatsoever for any loss or damage caused by service or maintenance by unauthorised personnel. This manual is intended only to assist the reader in the use of this product, and therefore Acorn Computers shall not be liable for any loss or damage whatsoever arising from the use of any information or particulars in, or any error or omission in, this manual, or any incorrect use of the product.

This manual is for the sole use of Acorn Computers' authorised dealers and must only be used by them in connection with the product described within.

First published 1984
Published by Acorn Computers Limited

Packaging and Installation Specification The 6502 Second Processor Tube Operating System BASIC Power Supply Environmental Outside Dimensions Disassembly and Assembly Circuit Description General Power-Up After Power-up He Fube Tube Connector Pinout The Tube Tube Registers Tube Pinout Timing Fault Finding on the 6502 Second Processor General Start-up Message Printed Total Failure Start-up Message Printed Total Failure Concein Circuit Checking the Second Processor in Boot Mode He Generation Circuit Checking the Second Processor in Run Mode Checking the Second Processo	Conten	
Specification 3.1 The 6502 Second Processor 3.2 Tube Operating System 3.3 BASIC 4.4 Power Supply 5.5 Environmental 5.6 Outside Dimensions Disassembly and Assembly 5. Circuit Description 5.1 General 5.2 Power-Up 5.3 After Power-up 5.4 PCB Links 5.5 Tube Connector Pinout 5.6 The Tube 6.1 Tube Registers 6.2 Tube Pinout 6.3 Timing 7. Fault Finding on the 6502 Second Processor 6.1 General 7.2 Start-up Message Printed 7.3 Total Failure 7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube ICl 7.5.4 CPU 7.5.5 The Tube Icl 7.5.5 The Tube Icl 7.5.6 Circuit Diagram 7.5.6 Circuit Diagram 7.5.7 Drawing 7.5.8 Drawing 7.5.8 Drawing 7.5.8 Drawing 7.5.9 Drawing 7	1	Introduction
The 6502 Second Processor Tube Operating System BASIC Power Supply Side Environmental Cutside Dimensions Disassembly and Assembly Circuit Description General Power-Up After Power-up PCB Links Tube Connector Pinout The Tube Tube Registers Tube Pinout Timing Fault Finding on the 6502 Second Processor General Start-up Message Printed Total Failure Sident Power Supply Cocillator Checking the Second Processor in Boot Mode Att. PHI Generation Circuit Act. Reset and ROM Enable Circuitry Act. PHI Generation Circuit Act. Refresh Circuitry Act. Checking the Second Processor in Run Mode Act. PHI Generation Circuit Act. Refresh Circuitry Act. Checking the Second Processor in Run Mode Act. PHI Generation Circuit Act. Refresh Circuitry Act. Checking the Second Processor in Run Mode Act. PHI Generation Circuit Act. Checking the Second Processor in Run Mode Act. Checking the Act. Checking the Act. Checking the Act. Ch	2	Packaging and Installation
Tube Operating System BASIC 4 Power Supply Environmental Cutside Dimensions Disassembly and Assembly Circuit Description Classide Dimensions After Power-Up Classide Dimensions Class	3	Specification
BASIC A Power Supply B Environmental C Outside Dimensions Disassembly and Assembly Circuit Description Classembly and Assembly Circuit PCB Links Circuit PCB Links Circuit PCB Links Circuit PCB Checking the Second Processor in Boot Mode Classembly Circuit PCB Circuit Diagram Company Company Company Company PCB Circuit Diagram Company Com	3.1	
2.4 Power Supply 2.5 Environmental 3.6 Outside Dimensions Disassembly and Assembly Circuit Description 3.1 General 3.2 Power-Up 3.3 After Power-up 3.4 PCB Links 3.5 Tube Connector Pinout The Tube 3.1 Timing Fault Finding on the 6502 Second Processor 3.1 General 3.2 Start-up Message Printed 3.3 Total Failure 3.3.1 Power Supply 3.3.2 Oscillator 3.4 Checking the Second Processor in Boot Mode 3.4.1 PHI Generation Circuit 3.4.2 Reset and ROM Enable Circuitry 3.4.3 CPU 3.5 Checking the Second Processor in Run Mode 3.5.1 PHI Generation Circuit 3.5.2 Refresh Circuitry 3.5.3 DRAMs 3.5.4 CPU 3.5.5 The Tube IC1 3.4 PPENDIX 3.5 CNumber and Function 3.6 CNumber and Function 3.6 CNumber and Function 3.6 CNumber and Function 3.7 CNumber and Function 3.8 CNumber and Functi	3.2	
Disassembly and Assembly Circuit Description Classembly and Assembly Circuit Description Classembly and Assembly Circuit Description Classembly and Assembly After Power-Up After Power-Up After Power-up Classembly Connector Pinout Tube Connector Pinout Tube Registers Tube Pinout Timing Fault Finding on the 6502 Second Processor Classembly Message Printed Total Failure Classembly Checking the Second Processor in Boot Mode Classembly Classembly Checking the Second Processor in Run Mode Classembly Classembly Checking the Second Processor in Run Mode Classembly Conumber and Function Conumber a	3.3	
Disassembly and Assembly Circuit Description General Ceneral Ceneration Circuit Ceneration Circuit Ceneration Circuit Ceneral Ceneration Circuit Ceneral Assembly Ceneral Cene	3.4	
Circuit Description Gleneral Gleneration Circuit Gl		
Circuit Description G.1 General G.2 Power-Up G.3 After Power-up G.4 PCB Links G.5 Tube Connector Pinout G. The Tube G.1 Tube Registers G.2 Tube Pinout G.3 Timing G. Fault Finding on the 6502 Second Processor G.1 General G.2 Start-up Message Printed G.3 Total Failure G.3.1 Power Supply G.3.2 Oscillator G.4 Checking the Second Processor in Boot Mode G.4.1 PHI Generation Circuit G.4.2 Reset and ROM Enable Circuitry G.4.3 CPU G.5 Checking the Second Processor in Run Mode G.5.1 PHI Generation Circuit G.5.2 Refresh Circuitry G.5.3 DRAMS G.5.4 CPU G.5.5 The Tube IC1 GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GRAMS GENERAL GR	3.6	Outside Dimensions
General Generation Circuit Generation Circuit Generation Circuit General Generation Circuit Generation Circuit Generation Circuit General Generation Circuit General Generation Circuit General Genera	4	Disassembly and Assembly
After Power-up After Tube After Tu	5	
After Power-up 6.4 PCB Links 6.5 Tube Connector Pinout 6.1 Tube Registers 6.2 Tube Pinout 6.3 Timing 7 Fault Finding on the 6502 Second Processor 7.1 General 7.2 Start-up Message Printed 7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 7.5 APPENDIX 7.6 C Number and Function 7.6 C Number and Function 7.7 C Number and Function 7.8 C Number		
The Tube Tube Registers Tube Pinout Trust Registers Tube Pinout Timing Fault Finding on the 6502 Second Processor General Start-up Message Printed Total Failure Total F		
The Tube Tube Registers Tube Pinout Time Registers Tube Pinout Timing Fault Finding on the 6502 Second Processor General Start-up Message Printed Tailure Substituting The Second Processor in Boot Mode Checking the Second Processor in Boot Mode Tube Reset and ROM Enable Circuitry Tube Reset and ROM Enable Circuitry Tube Refersh Circuitry Tube Reset Refersh Circuitry Tube Registers Tube Regi		
The Tube 1.1 Tube Registers 1.2 Tube Pinout 1.3 Timing Fault Finding on the 6502 Second Processor 1.1 General 1.2 Start-up Message Printed 1.3 Total Failure 1.3.1 Power Supply 1.3.2 Oscillator 1.4 Checking the Second Processor in Boot Mode 1.4.1 PHI Generation Circuit 1.4.2 Reset and ROM Enable Circuitry 1.4.3 CPU 1.5 Checking the Second Processor in Run Mode 1.5.1 PHI Generation Circuit 1.5.2 Refresh Circuitry 1.5.3 DRAMs 1.5.4 CPU 1.5.5 The Tube IC1 1.4PPENDIX 1.5 C Number and Function 1.5 C Number and Function 1.5 C Number Second Processor in Run Mode 1.5 C Number Second Processor in Run Mode 1.5 C Dumber Second Processor in Run Mode 1.5 C Number S		
Fault Finding on the 6502 Second Processor General General Start-up Message Printed Total Failure General Coscillator General Checking the Second Processor in Boot Mode General PHI Generation Circuit Generat Generation Circuit Generation Cir		Make the second of the second
Fault Finding on the 6502 Second Processor General Generation Generati	6	
Fault Finding on the 6502 Second Processor [1] General [2] Start-up Message Printed [3] Total Failure [3] Oscillator [4] Checking the Second Processor in Boot Mode [4] PHI Generation Circuit [4] Reset and ROM Enable Circuitry [4] CPU [5] Checking the Second Processor in Run Mode [5] PHI Generation Circuit [5] Refresh Circuitry [5] DRAMS [5] DRAMS [5] CPU [5] The Tube IC1 [6] APPENDIX [7] C Number and Function [7] General Assembly [8] Block Diagram		
Fault Finding on the 6502 Second Processor 7.1 General 7.2 Start-up Message Printed 7.3 Total Failure 7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Massembly Drawing Power Supply Board Circuit Diagram		F2
7.1 General 7.2 Start-up Message Printed 7.3 Total Failure 7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube ICl 7.5.5 The Tube ICl 7.5.6 Number and Function 7.5.6 General Assembly 7.5.7 Consideration Circuit Diagram 7.5.8 Circuit Diagram 7.5.9 Circuit Diagram	6.3	Timing
Total Failure 7.3. Total Failure 7.3.1 Power Supply 7.3.2 Oscillator 7.4. Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5. Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram	7	Fault Finding on the 6502 Second Processor
Total Failure 7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 7.5.5 The Tube IC1 7.5.6 Number and Function 7.5.6 General Assembly 7.5.7 Second Processor in Run Mode 7.5.8 DRAMs 7.5.9 Country 7.5.9 DRAMs 7.5.9 Country 7.5.9 The Tube IC1 7	7.1	General
7.3.1 Power Supply 7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 7.5.5 The Tube IC1 7.5.6 Number and Function 7.5.6 General Assembly 7.5.7 Refresh Circuit Diagram 7.5.8 Drawing 7.5.9 Cover Supply Board Circuit Diagram 7.5.9 Cover Supply Board Circuit Diagram	7.2	
7.3.2 Oscillator 7.4 Checking the Second Processor in Boot Mode 7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 7.5.5 The Tube IC1 7.5.6 Number and Function 7.5.7 General Assembly 7.5.8 Drawing 7.5.9 Circuit Diagram 7.5.9 Cower Supply Board Circuit Diagram 7.5.9 Cower Supply Board Circuit Diagram	7.3	
C.4.1 PHI Generation Circuit C.4.2 Reset and ROM Enable Circuitry C.4.3 CPU C.5. Checking the Second Processor in Run Mode C.5.1 PHI Generation Circuit C.5.2 Refresh Circuitry C.5.3 DRAMS C.5.4 CPU C.5.5 The Tube IC1 C.5.5 The Tube IC1 C.5.6 PPENDIX C.6 Number and Function General Assembly Cok Diagram Casembly Drawing Cower Supply Board Circuit Diagram Cower Supply Board Circuit Diagram		
7.4.1 PHI Generation Circuit 7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram	7.3.2	
7.4.2 Reset and ROM Enable Circuitry 7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMs 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
7.4.3 CPU 7.5 Checking the Second Processor in Run Mode 7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX C Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
C.5 Checking the Second Processor in Run Mode C.5.1 PHI Generation Circuit C.5.2 Refresh Circuitry C.5.3 DRAMS C.5.4 CPU C.5.5 The Tube IC1 APPENDIX C Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Cower Supply Board Circuit Diagram		-
7.5.1 PHI Generation Circuit 7.5.2 Refresh Circuitry 7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
7.5.2 Refresh Circuitry 7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
7.5.3 DRAMS 7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX C Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
7.5.4 CPU 7.5.5 The Tube IC1 APPENDIX C Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
APPENDIX C Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram	7.5.5	
CC Number and Function General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram	APPEND	IX
General Assembly Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
Block Diagram Main PCB Circuit Diagram Assembly Drawing Power Supply Board Circuit Diagram		
Assembly Drawing Power Supply Board Circuit Diagram		
Power Supply Board Circuit Diagram		
Yarts List		
	Parts	List

WARNING: THE COMPUTER MUST BE EARTHED

IMPORTANT: The wires in the mains lead for the second processor are coloured in accordance with the following code:

GREEN & YELLOW - EARTH BLUE - NEUTRAL BROWN - LIVE

As the colours of the wires may not correspond with the coloured markings identifying the terminals in your plug, proceed as follows:

The wire which is coloured green and yellow must be connected to the terminal in the plug which is marked by the letter E, or by the safety earth symbol $\frac{1}{2}$, or coloured either green or green and yellow.

The wire which is coloured blue must be connected to the terminal which is marked by the letter N, or coloured black.

The wire which is coloured brown must be connected to the terminal which is marked by the letter L, or coloured red.

If the socket outlet available is not suitable for the plug supplied, the plug should be cut off and the appropriate plug fitted and wired as previously noted. The moulded plug which was cut off must be disposed of as it would be a potential shock hazard if it were to be plugged in with the cut off end of mains cord exposed.

The moulded plug must be used with the fuse and the fuse carrier firmly in place. The fuse carrier is of the same basic colour* as the coloured insert in the base of the plug. Different manufacturers' plugs and fuse carriers are not interchangeable. In the event of loss of the fuse carrier the moulded plug MUST NOT be used. Either replace the moulded plug with another conventional plug wired as previously described, or obtain a replacement fuse carrier from an authorised BBC Microcomputer dealer. In the event of the fuse blowing, it should be replaced, after clearing any faults, with a 3 amp fuse that is ASTA approved to BS 1362.

*Not necessarily the same shade of that colour.

1. Introduction

This manual is intended to provide the information required to diagnose and repair faults on the 6502 second processor (a part of the BBC Microcomputer system) which was designed by Acorn Computers Ltd of Cambridge, England.

The information contained in this manual is aimed at service engineers and Acorn dealers who will be servicing the 6502 second processor on behalf of Acorn Computers Ltd.

2. Packaging and Installation

The 6502 second processor is supplied in a two part moulded polystyrene packing which is further packaged within a cardboard sleeve. Supplied with the second processor is a User Guide, a ROM labelled DNFS, a ROM labelled HIBASIC, and a guarantee card.

The DNFS ROM must be plugged into one of the BBC Microcomputer's sideways ROM sockets, or the second processor system will not work, see 3.2.

The socket on the second processor ribbon cable should be plugged into the connector labelled TUBE under the BBC Microcomputer Keyboard.

A mains power switch is located at the rear of the second processor.

A T315mA fuse is located at the rear of the second processor. Before tampering with the fuse the second processor must be disconnected from the mains. Access to the fuse may be gained by undoing the round cover with the slot in it using a screwdriver. The mains must not be reconnected until the fuse is relocated correctly in its holder with the cover screwed shut.

Do not use the second processor in conditions of extreme heat, cold, humidity or dust or in places subject to vibration. Do not block ventilation under or behind the second processor. Ensure that no foreign objects are inserted through any openings in the second processor.

3. Specification

3.1 The 6502 second processor

A second processor for the BBC Microcomputer operating through THE TUBE giving faster processing speed, more user memory, faster BASIC. The second processor is contained in a rigid injection moulded thermoplastic case and contains the following:

355

A 3MHz 6502

64K of read/write Random Access Memory

4K Read Only Memory containing part (2 Kbytes) of the Tube Operating System (TOS)

The Tube - a fast asynchronous communication path connecting the second processor to the I/O processor (BBC Micro)

3.2 Tube operating system

The Tube operating system is divided between the second processor and the I/O processor. The 2K of code in the second processor is stored in a ROM labelled 6502 BR (boot ROM) and on power-up or BREAK is copied to RAM locations &F800 to &FFFF in the second processor. The lK of code in the I/O processor is stored in a ROM labelled DNFS and on power-up or BREAK is copied to RAM locations &400 to &7FF in the I/O processor. All the usual BBC Microcomputer OS calls are available on the second processor.

3.3 BASIC

3

3

Z

8

On power-up, the rightmost language ROM in the I/O processor's sideways ROM sockets is copied across the Tube into the second processor's memory. Standard BBC BASIC (ROM identification number PB01 or PB05) is copied into locations &8000 to &BFFF. HI-BASIC, which is supplied with the second processor, may be copied into locations &B800 to &F7FF (allowing more user-RAM space for programs if required).

All of BBC BASIC's facilities are available on the second processor, and execution speed is up to twice as fast as the BBC Microcomputer alone.

3.4 Power supply

Max AC input 264V AC
Min AC input 216V AC
Power rating 14 watts
Supply frequency 47-63 Hz
Max output current 1A at +5V

3.5 Environmental

Minimum operating temperature +5 degrees C Maximum operating temperature +35 degrees C Minimum storage temperature +20 degrees C Maximum storage temperature +70 degrees C

Maximum operating humidity 95% RH at 35 degrees C Maximum storage humidity 95% RH at 55 degrees C

3.6 Outside dimensions

Height 72mm Width 207mm Depth 346mm

4 Disassembly and assembly

To service the 6502 second processor, disconnect it from the mains and undo the three fixing screws, two at the top of the back panel and one underneath nearest the front equidistant between the two rubber feet. (The assembly diagram is given in the Appendix.) The lid can now be removed revealing the transformer and power supply board held in place by six screws, and the main PCB. It is recommended that the transformer and power supply board are not unscrewed from the case unless absolutely necessary.

To remove the main PCB from the case, pull off the two "fast on" tabs which connect the power supply (brown +5V and black OV leads), and remove the four screws which hold the PCB in place.

45 BEST 15.

. .

5 Circuit Description

5.1 General

The microprocessor used in the 6502 second processor is a 6502C with clock signals provided by a 12MHz crystal oscillator (IC8) in conjunction with divider circuitry (IC12). The processor runs at 3MHz.

Random Access (Read/Write) Memory is provided by 8 64Kbit DRAMs (ICs 18 to 25), giving 64Kbytes in all. Thus the memory map for the second processor consists entirely of RAM.

5.2 Power-up

On power-up, the second processor runs for about 0.25 of a second in "boot mode", and the Tube Operating System code in the second processor ROM is copied into RAM at locations &F800 to &FFFF. The second processor is thereafter executing code from RAM only, and the ROM is not accessed again.

IC26 is a monostable which, on power-up, supplies a logic 0 to IC6 pin 10 and IC2 pin 40 (RST) for approximately 100us. The D-type flip-flop contained in IC6, thus set, enables the divide by 16 counter (IC11 pin 9), the ROM chip select (IC3 pin 18), and the read/write ROM/RAM toggle circuit (NAND gate pins 4 5 and 6 of IC10). When RST goes high the CPU starts to operate and accesses the ROM.

PHI IN (the processor main clock input) to the second processor is supplied from IC12 pin 13 (divide by 4). In boot mode this counter (IC12) is enabled by the divide by 16 counter (IC11) and so the PHI IN frequency is 3/16MHz = 187.5 kHz.

When R/W is high (read), the NAND gate (pins 4 5 and 6) in IC10 applies a reset to pin 13 IC9 which disables the CAS input to the DRAMs. When R/W is low (write) then CAS is enabled. This means that in boot mode, read operations read from the ROM, and write operations write to the RAM, thus allowing the code to be copied across.

Boot mode is terminated by the software when it selects any one of the Tube addresses. The address is decoded by the NAND gate in IC4, which pulls pin 12 of IC6 low, thereby resetting the output. This deselects the ROM, and disables IC11 which allows IC12 to generate PHI IN at 3MHz.

5.3 After power-up

The second processor is now running at 3MHz and entirely in RAM. The NAND gate (pins 4 5 and 6 of ICl0) now inhibits the action of the RAM by supressing CAS only when the Tube chip itself (ICl) is being accessed, ie when IC4 pin 9 is logic 0.

The whole second processor is halted when the NOR gate (pins 8 9 and 10 of ICl4) detects a collision. This happens when both the host (BBC Microcomputer) and parasite (second processor) select the Tube simultaneously, by pulling both HCS and PCS low.

Timing of the DRAM refresh is handled by counter ICl3, which requests a refresh by setting pin 15 high (which also pulls pin 7 low to stall the counter while the refresh is taking place). The NAND gate (pins 8 9 and 10 of ICl0) waits for SYNC to go high signalling the end of an instruction cycle and pulls the READY line low to stall the processor. It also pulls ICl7 pin 19 low and ICl5 pin 19 high which deselects the row address from the CPU and enables the refresh address from IC7. IC7 is an 8-bit counter which holds the address of the next row to be refreshed, and ICs 15 16 and 17 are address buffers. RAS, driven directly (but inverted) from PHI IN, goes low to execute the refresh, and on its rising edge clocks pin 3 of the D-type flip-flop in IC6, which clears the refresh request and reloads the timer (ICl3). This in turn increments the refresh address held in IC7.

For information on the operation of the Tube (IC1) see section 6.

5.4 PCB Links

Ľ

3

2

3

Į

I

Z,

2

3

2 2 The second processor PCB has 5 links numbered LKl to LK5 and a Disable link. These links are hard-wired in the correct position for normal use. The action of these links is as follows:

LK1 when made powers the whole second processor from the BBC Microcomputer's power supply. The second processor power supply leads must be disconnected before LK1 is made. Running the second processor from the BBC's power supply may overload it and this practice is not recommended.

LK2 when made connects the HIRQ line. HIRQ is the interrupt request line from the second processor to the I/O processor, and is not used by standard software. If LK2 is made the BBC Microcomputer will not work when the second processor is powered down.

LK3 controls the source of the power supply to the BBC peripherals in the Tube chip. In its hard-wired position, LK3 selects power for the BBC half of the Tube chip from the BBC's power supply. LK3 must not be altered.

LK4 is included to replace the diode Dl. (Dl and R6 are not fitted because the disable feature is not implemented). If the Disable link is made then LK4 must be broken.

LK5 ensures the correct refresh rate for use with a processor running at 4MHz. At 3MHz it must not be altered.

Disable is not implemented, but may be used if LK4 is broken (see LK4).

5.5 Tube connector pinout

The tube connector pinout is as shown below:

```
TOP Pin No BOTTOM
0V
         2 R/NW (read/not-write)
         4 2MHzE
0V 3
         6 NIRQ (not-interrupt request)
0V 5
0V 7
         8 NTUBE
0V 9
        10 NRST (not-reset)
0V 11
        12 D0
0V 13
        14 D1
0V 15
        16 D2
0V 17
0V 19
0V 21
        18 D3
        20 D4
        22 D5
0V 23
        24 D6
0V 25
        26 D7
0V 27
        28 A0
0V 29
        30 Al
+5V 31
+5V 33
        32 A2
        34 A3
+5V 35
        36 A4
+5V 37
        38 A5
+5V 39
        40 A6
```

6 The Tube

T

Z

3

t

2

Z

2

ここ

Z

2

T

T T

I I

D

2222

The Tube (IC1) is a custom chip which provides parallel asynchronous communication between two processor systems, the BBC Microcomputer (host) and the second processor (parasite). To each processor system it resembles a conventional peripheral device, occupying 8 bytes of memory or $\rm I/O$ space.




Figure 1 Tube concept

6.1 Tube Registers

As can be seen from Figure 1, each system (host or parasite) has access to 4 read only registers and 4 write only registers. In addition, each read only register has an associated status register, and the host system also has access to a single write only status register.

Figure 2 shows the Tube registers in more detail




Figure 2 Schematic diagram of Tube registers

The following tables show the relative address and type of each register in the Tube, firstly for the host system, and secondly for the parasite system.

idžev.

Table 1 Host system registers

3

7

₹

3

₹

₹

₹

3

2

2

2

2

2

3

Z

2 T Z Z æ 3 Z 7 丰 X Ŧ \Rightarrow A 2 7 7 **3** R R

\$ **2 2**

Z

```
Address
         Read
         Status flags and Register 1 flags
000
001
         Register 1 (24 byte FIFO read only)
         Register 2 flags
010
011
         Register 2 (1 byte read only)
         Register 3 flags
100
         Register 3 (2 byte FIFO read only)
101
110
         Register 4 flags
111
         Register 4 (1 byte read only)
Address
         Write
         Status flags
000
001
         Register 1 (1 byte write only)
010
011
         Register 2 (1 byte write only)
100
101
         Register 3 (2 byte FIFO write only)
110
111
         Register 4 (1 byte write only)
```

Table 2 Parasite system registers

Address 000 001 010 011 100	Read Status flags and Register 1 flags Register 1 (1 byte read only) Register 2 flags Register 2 (1 byte read only) Register 3 flags Register 3 (2 byte FIFO read only)
110 111	Register 4 flags Register 4 (1 byte read only)
111	Register 4 (1 byte read only)
Address	Timi La
	write
000 00 1	Register 1 (24 byte FIFO write only)
000 001 010 011	
000 00 1 010	Register 1 (24 byte FIFO write only)

As can be seen from Figure 2 and Tables 1 and 2, each numbered register (eg register 1) is actually two registers, one for reading and one for writing. The register selected is determined by R/W on the host side, and by PNRDS/PNWDS on the parasite side (see 6.2).

Some of the registers are single byte latches, and others are FIFO buffers which store two or more bytes to be read out in the same order they were put in. Data is stored in the Tube until removed by the receiving processor, thus allowing completely asynchronous operation of the two systems. Messages and data are passed to and fro through the various registers according to carefully designed software protocols which allow both systems to operate with the minimum waiting time.

6.2 Tube Pinout

Figure 3 shows the pinout diagram for the Tube IC.




Figure 3 Pinout diagram for Tube IC


Description of pins:

3 3

Power supply	GND VCC1 VCC2 VCC3	OV supply rail Parasite main +5V supply Parasite secondary supply Host +5V supply
Data buses	HD0-7 PD0-7	8-bit data bus to host processor 8-bit data bus to parasite processor
Address signals	HA0-2 PA0-2 HCS PCS	3 register select lines from host 3 register select lines from parasite Host chip select Parasite chip select
Timing signals	HPHI 2 HR/W PNRDS PNWDS	Host PHI2 - high level signifies valid address bus Host read/write line - determines whether read or write register is selected on address specified by HAO-2, and direction data flow on HDO-7 Parasite read strobe (active-low) Parasite write strobe (active-low)
Interrupt lines	PRST PIRQ PNMI HIRQ	Host reset (RST) - initialises Tube to known state and generates PRST Reset (RST) line to parasite processor Interrupt to parasite Non-maskable interrupt to parasite Interrupt to host (not used by 6502 second processor)
DMA lines DMA facility is	DRQ DACK not used	Request for DMA transfer DMA acknowledge from DMA controller by the 6502 second processor

6.3 Timing

Figure 4 gives the Tube timing diagram.



1.22.24

Figure 4 Tube timing diagram

1	_	R/W set up to PHI 2 (host PHI 2)	35ns	maximum
		timing strobe pulse width	110ns	maximum
		address set up time	35ns	maximum
4	-	address and chip select hold times		maximum
		data out delay time	70ns	minimum
6	-	data out hold time	10ns	maximum
7	-	data in set up time	50ns	maximum
8	-	data in hold time	20ns	maximum
9	-	R/W hold time	10ns	maximum
		cycle time	250ns	maximum
11	-	CS set up time	20ns	maximum

The timing reference for the host is PHI 2, and R/W gives the direction of transfer.

For the parasite, both timing and direction are given by PNRDS or PNWDS.

7 Fault Finding on the 6502 Second Processor

7.1 General

- a) The 6502 second processor PCB has three socketed ICs (ICs 1 to 3), so these chips may easily be replaced if necessary.
- b) The second processor circuit is difficult to diagnose area by area because it contains only one subsystem which terminates, namely the 12MHz oscillator. A check on any other subsystem on the board requires earlier subsystems to be working, but this same argument also applies to each of them.
- c) The second processor system runs entirely in RAM, except for the first quarter second when the Tube Operating System ROM contents are copied across at a reduced clock speed of 187.5kHz. It is useful to bear this in mind when debugging.

7.2 Start-up message printed

Remember from 3.2 that the Tube Operating System software is copied from ROM to RAM on power-up or CTRL BREAK. If the start-up message

Acorn TUBE 6502 64K

is printed on the screen then the second processor has completed the boot phase, and the Tube chip (ICl) is operating.

The fault will lie in the DRAMs, see 7.5.3, or the refresh circuitry, see 7.5.2.

7.3 Total Failure

The usual result of plugging in a broken 6502 second processor is a blank screen with just the cursor flashing in the top left corner. Most faults manifest themselves in this way.

If by any chance the "BBC Microcomputer 32K" message is printed on the screen, then the host is not recognising the presence of the second processor. This means that the DNFS ROM has not been plugged into the BBC, or that there is no power supply to the second processor (see 7.3.1), or that the ribbon cable connection is faulty, or the Tube (IC1) has failed (see 7.5.5).

Check IC8 pin 12 with an oscilloscope or frequency counter. If oscillating at 12MHz then the master clock is running, and therefore the power supply. Try replacing the Tube (IC1) with a known good one and see if the second processor now works. If not then carry on with the diagnosis below.

100 to 100

4

7.3.1 Power supply

Check the T315mA mains fuse which can be accessed via a cover at the rear of the second processor, see section 2.

Check for any loose, disconnected, or broken leads.

After making sure that the second processor is disconnected from the mains, check the mains switch at the rear of the unit.

Overload protection of the second processor is provided by a thyristor (TH1) and a fuse (FS1) on the second processor PCB itself. The fuse protects against overcurrent, and the thyristor protects against overvoltage by blowing the fuse. Hence, if the fuse is blown it could be due to either overvoltage or overcurrent, and there is likely to be either a short circuit somewhere or the power supply board is faulty (it is supplying too high a voltage).

Disconnect the two power supply leads, brown and black, from the second processor PCB and connect a 10 ohm 2.5W resistor between them. Measure the voltage across the brown lead (+5V) and the black lead (ground) which should be in the range 4.95 to 5.25V with a maximum of 50mV noise. If the voltage is out of spec then set it to 5V exactly using the trimmer which is accessible through a hole in the power supply board, see Figure 5.




Figure 5 Position of voltage trimmer on PSB.

If the measurements obtained are incorrect then replace the power supply unit.

Now remove the resistor connected across the power supply leads and test the current drawn by the second processor PCB from the +5V supply. The board should draw between 800 and 1000mA from the power supply.

If the current is zero then the second processor PCB has gone open circuit so look at the fuse (FS1) and connectors and tracks.

If the fuse is blown then the fault is a short circuit on the PCB.

If the current is higher than it should be then measure the voltage. If the voltage is greater than 5.25V then adjust it to 5V using the trimmer, see Figure 4. If the voltage is in spec then one or more of the components on the second processor PCB is shorting. Switch off the power supply and feel which of the components is hot.

The Tube (ICl) is powered both from the BBC Microcomputer and from the second processor. If either of these supplies fails then the second processor will not work.

With the second processor switched off (ON/OFF switch down), switch on the BBC Microcomputer (ON/OFF switch up). Check that there is a potential of 5V between pin 4 (+ve) and pins 1 and 5 (ground) of IC1. If not then check the ribbon cable and connectors.

Now switch off the BBC Microcomputer (ON/OFF switch down) and switch on the second processor (ON/OFF switch up). Check that there is a potential of 5V between pins 2 and 3 (+ve) and pins 1 and 5 (ground) of IC1.

7.3.2 Oscillator

Check with the oscilloscope that a 12MHz clock pulse is generated at pin 12 of IC8. If not then check the power supply to IC8, 5V across pin 14 (+ve) and pin 7 (ground). If the oscillator is not working then it could be a faulty 74S04 (IC 8), the crystal, or any of the passive components around them.

7.4 Checking the Second Processor in Boot Mode

On power-up the second processor goes into "boot mode" where the software is copied from the ROM into RAM. This process lasts for approximately 0.25 of a second. The second processor can also be forced into boot mode by causing a reset, ie by pulling RST low (IC2 pin 40). This is easily accomplished by pressing the BREAK key on the host, so to test the second processor circuit in boot mode will require frequent use of the BREAK key.

A quick check that the boot phase of operation has probably completed successfully is to test IC6 pin 9. After releasing BREAK, this pin should be high for 0.25 of a second and then go low, and remain low. If this does not happen then either the address bus is shorting (check Al5) or the reset pulse is not reaching the monostable (IC26).

7.4.1 PHI generation circuit

In boot mode PHI is derived from the 12MHz clock by dividers IC11 and IC12, see 5.2. IC11 and IC12 are disabled by the NOR gate (pins 8 9 and 10 of IC14) and IC27 when a collision is detected, so the first thing to check is that IC14 pin 10 is logic 0 and IC27 pin 8 is logic 1. (Remember, it is the quarter second immediately after release of the BREAK key in which the second processor is operating in boot mode.) If these logic levels are incorrect then both host and parasite are attempting to access the Tube IC (which should not be accessed by either processor in boot mode if operating correctly).

Test PHI IN (IC2 pin 37) with an oscilloscope and check that clock pulses arrive at a frequency of 187.5kHz for the quarter second after the BREAK key is released. (After this period the frequency will jump to 3MHz.) If PHI is not getting through to IC2 then follow the track back to IC12 pin 13 and test there. IC12 is clocked from the 12MHz and PHI is taken from pin 13 which gives a divide by 4. However, in boot mode IC11 is enabled (a divide by 16 counter also clocked from the 12MHz) and this divided by 16 pulse is used to enable IC12, thereby giving an overall divide by 64.

7.4.2 Reset and ROM enable circuitry.

Carry out the quick check given in 7.4.

Use an oscilloscope on IC2 pin 40 and check that there is a logic 0 reset pulse when the BREAK key is pressed and released. On release of the BREAK key the RST line should go high after approximately 100us. If it is stuck low then there is a fault in the monostable (IC26) or possibly the CPU (IC2).

Check that the ROM is receiving its chip enable signal (IC3 pin 18 should be low for 0.25 of a second after BREAK and then go high).

Use a scope on the ROM output enable (IC3 pin 20) and see that the data bus (IC2 pins 26 to 33) is not floating (3-state) when OE is low.

7.4.3 CPU

Use an oscillosope on IC2 pin 7 to look at the SYNC output from the CPU. Press BREAK and on releasing it see that SYNC pulses slowly for the 0.25 seconds of boot mode, and that it then starts pulsing faster when the processor runs at 3MHz. If SYNC stops at any time, either before or after the transition to 3MHz, then the CPU has stopped.

If SYNC doesn't run at all then look for bad connections, power supplies, and finally replace the CPU.

If SYNC stops in boot mode then the fault could be that the ROM is not being selected.

If SYNC stops after the transition then the fault is either in the DRAMs or the refresh circuitry, see 7.5.2 and 7.5.4.

If the above tests are satisfactory then we can proceed to fault finding in 3MHz normal running mode.

7.5 Checking the Second Processor in Run Mode

After all the software has been copied from ROM to RAM the second processor executes an instruction which accesses one of the Tube addresses, see section 6. This address is decoded by IC4 which deselects the ROM and prevents counter IC11 from slowing PHI. Thus PHI IN jumps to 3MHz and the processor runs entirely in RAM (except when the Tube is accessed in which case the RAM is disabled by holding CAS high).

7.5.1 PHI generation circuit

In run mode PHI is derived from the 12MHz clock by divider IC12. PHI is taken from IC12 pin 13 which divides the clock by 4 giving a frequency of 3MHz. IC12 is disabled by the NOR gate (pins 8 9 and 10 of IC14) and IC27 when a collision is detected, so PHI will stop when this happens. However, this will not occur very often if the processor is running correctly.

During a write cycle (R/W=0) PHI is stretched slightly in its high state by the action of R/W on ICl2 via IC9 pin 2 and ICl1. This is for RAM timing purposes, see figure 6.

Use an oscilloscope or frequency counter on IC2 pin 37 and check that the processor is receiving a 3MHz clock pulse. If not then either IC12 is faulty or there is a broken track.

7.5.2 Refresh circuitry

ICl3 is wired as a divide by 11 counter, and is clocked direct from the 12MHz. It is enabled from ICl2 pin 15 which is running at 12/16MHz, so the refresh request signal from ICl3 pin 15 should have a frequency of 68kHz. Check that this signal is reaching IC7 pin 1 and that IC7 is counting.

If there is no signal on ICl3 pin 5 then check that pin 9 or pin 7 is not held low.

If the refresh request is working correctly then check IC10 pin 6 which should be operating at the same frequency, but inverted. Also check that SYNC is coming from the CPU by testing IC10 pin 5. If SYNC is stuck at one logic level then the CPU is not running. Test SYNC as described in 7.4.3 and see whether it stopped in boot mode or run mode. The fault is most likely to be in the DRAMs.

Check that IC17 pin 19 is pulsing low at 68kHz.

7.5.3 DRAMs

RAS (pin 4 of each DRAM IC) is driven through an inverter direct from PHI, and should therefore be oscillating at a frequency of 3MHz. In practice, during a write cycle (R/W=0) RAS is stretched slightly by the action of R/W on the PHI generation circuit, see 7.5.1. If RAS is stopped then check PHI, see 7.5.1. Note that if RAS is stuck low then the DRAMs may be destroyed.

CAS (pin 15 of each DRAM IC) is driven from IC9 pin 8, and runs at 3MHz except when the Tube is accessed in which case CAS is disabled, and during a write cycle when CAS is stretched slightly. On read cycles CAS is triggered from the processor R/W line (IC2 pin 34) gated with PHI 2 (IC2 pin 39) via IC5 and the asynchronous set input IC9 pin 10. On write cycles CAS is clocked from IC12 pin 14 (PHI IN times 2), and the clock is stretched by the action of R/W on IC12, see 7.5.1. If CAS has stopped then check IC9 pins 10 and 13 which should be high. If either is stuck low then check whether the processor has stopped by seeing whether PHI 2 is oscillating (IC2 pin 39). If PHI 2 is stuck then press BREAK and see at what time this happens. Also check RAS and CAS after pressing BREAK during boot mode. If the processor stalls when RAS and CAS are working then there is a fault in selecting the ROM (see 7.4.2), or one of the DRAM chips is dead.

Figure 6 shows the DRAM timing




Figure 6 DRAM timing

7.5.4 CPU

2

C

D

ō

3

Looking at SYNC (IC2 pin 7) with an oscilloscope will show whether the CPU keeps running or whether it has stalled (SYNC stuck at one logic level). If the processor does stall then determine when this happens after releasing BREAK.

If SYNC does not oscillate at all from the time of releasing BREAK then look for bad connections, check power supply (7.3.1). After this swap the CPU itself for a good one.

If SYNC stops in boot mode then check that the ROM is being selected, see 7.4.2.

If SYNC stops on the transition to 3MHz running or after, then there is probably a DRAM (7.5.3) or refresh (7.5.2) fault.

7.5.5 The Tube ICl

After checking for short circuits and loose connections check the power supply to the Tube IC.

The Tube (ICl) is powered both from the BBC Microcomputer and from the second processor. If either of these supplies fails then the second processor will not work.

With the second processor switched off (ON/OFF switch down), switch on the BBC Microcomputer (ON/OFF switch up). Check that there is a potential of 5V between pin 4 (+ve) and pins 1 and 5 (ground) of ICl. If not then check the ribbon cable and connectors.

Now switch off the BBC Microcomputer (ON/OFF switch down) and switch on the second processor (ON/OFF switch up). Check that there is a potential of 5V between pins 2 and 3 (+ve) and pins 1 and 5 (ground) of IC1.

If the power supplies are good then replace the Tube IC with a known good one.

Appendix

i j

₩.

7 7

T T

なり

中中中

中平平

#

7

RRR

₽₽₽

IC Number and Function

A

7

7

а 2

A

я 2

7

2

.

a a

:

7

2222


A


22

2

\$

- ICl Tube IC fast asynchronous parallel interface between two
 processors
- IC2 6502C microprocessor 4MHz spec 6502
- IC3 2732 ROM contains the Tube Operating System which is copied into RAM on power-up and reset
- IC4 74LS133 multi-input NAND gate to decode Tube select addresses
- IC5 74LS00 general gating
- IC6 74LS74 one D-type used for boot mode, the other to reset the
 refresh timer
- IC7 74LS393 8-bit counter to provide refresh address
- IC8 74S04 oscillator and general gating
- IC9 74LS74 one D-type to generate CAS, the other to stretch PHI
 during a write cycle
- IC10 74LS00 general gating
- IC11 74LS161 boot mode divide by 16
- IC12 74LS163 divide by 4 for PHI generation
- IC13 74LS163 refresh timer
- IC14 74LS02 general gating
- IC15 81LS95 -
- IC16 81LS95 3-state address buffers
- IC17 81LS95 -
- IC18 64Kbit DRAM -
- IC19 64Kbit DRAM -
- IC20 64Kbit DRAM -
- IC21 64Kbit DRAM 64Kbytes of random access read/write memory
- IC22 64Kbit DRAM -
- IC23 64Kbit DRAM -
- IC24 64Kbit DRAM -
- IC25 64Kbit DRAM -
- IC26 74LS122 monostable to supply reset pulse on release of BREAK
 key
- IC27 74F74 D-type used in collision detection circuitry





2

不可称不

RRRRRR

7

7 A A

3

7

R R

₹


72 72

₹


20 27


*

Block diagram



IC13 74L5163 D2 DBZY88C-5V1 C3 33n. 710y 10V TANT IC7 74L5393 -•5v 3 15 4 8 1≥ 12 A7 8 1≥ 12 A6 8 **≥ SS 47** IC19 8264 - 15 1C20 8264 -15 JC21 8264 - 15 IC22 8264 - 15 IC23 8264-15 JC24 8**2**64 -15 IC25 8**2**64 - 15 Main PCB circuit diagram 31





Power supply board circuit diagram

6502 2ND PROCESSOR PARTS LIST

a a a a a a a

a

Item H	Part no	Description	Qty	Notes
1 20 2 3	08,000	BARE PCB	1	en e
4 52 5 50 6 50 7 50 8 62 9 62 10 62 11 63 12 68	20,120 02,560 02,102 02,391 28,101 10,010 29,010 31,033 80,002 37,333	RESISTOR 12 \(\alpha \) 1W 10\(\) RESISTOR 56 \(\alpha \) 1/4W 5\(\) RESISTOR 390 \(\alpha \) 1/4W 5\(\) RESISTOR 100n DISC CERAMIC CAPACITOR 10\(\mu \) F 10V TANTALUM CAPACITOR 10\(\mu \) F PLATE CERAMIC CAPACITOR 33\(\mu \) F PLATE CERAMIC CAPACITOR DECOUPLER CAPACITOR 33\(\mu \) F MULTILAYER CERAMIC	27	R1 R2,3 R4,5 R7 C30 C3 C1 C2,31,32,33 C4-28,34 C29
16 74 17 74 18 74 19 74 20 74 21 74 22 74 23 74 25 73 26 76 27 76 28 26 29 26	42,000 42,002 41,004 41,074 42,074 42,133 41,161 42,163	INTEGRATED CIRCUIT 74LS00 INTEGRATED CIRCUIT 74LS02 INTEGRATED CIRCUIT 74S04 INTEGRATED CIRCUIT 74S74 INTEGRATED CIRCUIT 74LS74 INTEGRATED CIRCUIT 74LS133 INTEGRATED CIRCUIT 74LS161 INTEGRATED CIRCUIT 74LS163 INTEGRATED CIRCUIT 74LS393 INTEGRATED CIRCUIT 74LS122 INTEGRATED CIRCUIT 74LS122 INTEGRATED CIRCUIT 81LS95 INTEGRATED CIRCUIT 4164-15 INTEGRATED CIRCUIT 6502C INTEGRATED CIRCUIT 2732 INTEGRATED CIRCUIT TUBE U.L.A.	2 1 1 2 1 1 2 1 3 8 1 1	IC5,10 IC14 IC8 IC9,27 IC6 IC4 IC11 IC12,13 IC7 IC26 IC15-17 IC18-25 IC2 IC3 BOOT ROM
30 31 82 32 33	20,120	CRYSTAL 12MHz	1	X1
34 79	95,006	ZENER DIODE BZY88 5.1V	1	D2
	00,124 00,140	I.C. SOCKET DIL 24 WAY I.C. SOCKET DIL 40 WAY	1 2	
39 83	15,010 91,000	FUSE 2 AMP 20mm x 5mm THYRISTOR	1	FS1 TH1
	00,037	S.H.E. CONNECTOR	1	PL1 (bottom half)
	00,200	FASTON TAB	2	nart,
	15,910	FUSE CLIP P.C.B. 20mm x 5mm	2	
50 88 51 88 52 88	82,122 82,902 82,962 82,972	M3 x 8mm LG. PAN HD. SCREW M3 NUT FULL M3 WASHER PLAIN M3 WASHER SHAKEPROOF	1 1 1	

6502 2ND PROCESSOR PARTS LIST (cont'd)

Item Part no	Description	Qty Notes
1 2 201,110 3 201,109 4 201 106 5 201,103 6 108,000 7 104,001 8 201,084 9 201,146	CASE LOWER MOULDING CASE UPPER MOULDING CASE LABEL REAR CASE LABEL UPPER 6502 PCB ASSEMBLY POWER SUPPLY ASSEMBLY MAINS CABLE ASSEMBLY RIBBON CABLE ASSEMBLY	1 1 1 1 1 1 1
10 800,024 11 12 815,900 13 815,901 14 815,007 15 805,003 16	CABLE GROMMET FUSE HOLDER FUSE HOLDER SHROUD FUSE 20mm x 5mm 1 AMP RATING MAINS SWITCH	
17 882,654 18 882,652 19 800,210 20 800,702 21	SELF TAPPING PAN HD SCREW No 6 x 9.5mm SELF TAPPING PAN HD SCREW No 6 x 6.5mm 1/4" CRIMP CONN. SHROUDED RECEPTACLE SOLDER TAG M4	6 SUPERDRIVE 5 SUPERDRIVE 2 1
22 880,030 23 882,946 24 882,665 25 870,111 26 890,000 27	CABLE CLIP SPIRE CLIP No 6 SELF TAPPING PAN HD SCREW No 6 x 13mm WIRE 16/0.2 BROWN BUMP-ON FEET	2 2 3 SUPERDRIVE 1 CUT TO 70mm 4
28 008,000/PG 29 30 800,037	PACKAGING ASSEMBLY S.H.E. CONNECTOR	1 TOP HALF



Acorn Computers Limited, Fulbourn Road, Cherry Hinton, Cambridge CB1 4JN, England